ALaRI Hang Glider

Search form

Education and Innovation in Embedded Systems Design

USI Università della Svizzera italiana, USI Faculty of Informatics, Advanced Learning and Research Institute USI Università della Svizzera italiana USI Faculty of Informatics USI Advanced Learning and Research Institute
Search by content:
Search by:
Export 81 results:
Author [ Title(Desc)] Type Year
Filters: First Letter Of Last Name is L  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
D
Zambon, D., L. Livi, and C. Alippi, "Detecting changes in sequences of attributed graphs", 2017 IEEE Symposium Series on Computational Intelligence (SSCI), Nov, 2017.
Livi, L., F. Maria Bianchi, and C. Alippi, "Determination of the Edge of Criticality in Echo State Networks Through Fisher Information Maximization", IEEE Transactions on Neural Networks and Learning Systems, vol. 29, pp. 706-717, March, 2018.
E
Mariani, G., C. Ykman-Couvreur, K. Zhang, L. Zhang, and G. Lafruit, "An Efficient Run-Time Management Methodology for Stereo Matching Application", 2PARMA: Proceedings of the Workshop on Parallel Programming and Run-time Management Techniques for Many-core Architectures, Hannover, Germany, February, 2010.
Luković, S., N. Puzović, and M. Stanisavljević, "An Enhanced Service Provider Communication Interface with Client Priorization", proceedings of IEEE/WFMC International Conference on e-Business, July 26-29, 2008.
Vukmirović, S., S. Luković, A. Erdeljan, and F. Kulić, "An enhanced workflow management for Utility Management System", Proceedings of the International Congress on Ultra Modern Telecommunications and Control Systems (ICUMT 2010), Moscow, Russia, October 18-20, 2010.
Luković, S., and N. Christianos, "Enhancing Network-on-Chip Components to Support Security of Processing Elements", Proceedings of the 5th Workshop on Embedded Systems Security (WESS'2010) A Workshop of the Embedded Systems Week (ESWEEK '10), Scottsdale, AZ, USA, October 24, 2010.
Regazzoni, F., T. Eisenbarth, A. Poschmann, J. Groschdl, F. Gurkaynak, M. Macchetti, Z. Toprak, L. Pozzi, C. Paar, Y. Leblebici, et al., "Evaluating Resistance of MCML Technology to Power Analysis Attacks Using a Simulation-Based Methodology", Springer Transactions on Computational Science, vol. 5430, pp. 230–243, February, 2009.
Ferrante, A., M. Malek, F. Martinelli, F. Mercaldo, and J. Milosevic, "Extinguishing Ransomware - A Hybrid Approach to Android Ransomware Detection", Foundations and Practice of Security, vol. 10723, Cham, Springer International Publishing, pp. 242-258, 02/2018.
F
Kaitović, I., F. Obradović, S. Luković, and M. Malek, "A Framework for Disturbance Analysis in Smart Grids by Fault Injection", Springer Journal on "Computer Science - Research and Development", 09/2016.
Luković, S., I. Kaitović, M. Mura, U. Bondi, F. Kulić, and D. Popović, "Functional model of Virtual Power Plant (VPP)", Proceedings of the 2010 CIGRE (International Council on Large Electric Systems) Session, Paris, France, July, 2010.
Luković, S., I. Kaitović, M. Mura, and U. Bondi, "Functional requirements of embedded systems for monitoring and control structure of Virtual Power Plants", Proceedings of the 2009 IEEE Workshop on Environmental, Energy, and Structural Monitoring Systems, Crema, Italy, September, 2009.
H
Lajolo, M., A C. Nacul, and F. Regazzoni, Hardware scheduled SMP architectures, , no. US 11/947,278, 06/2008.
Nacul, A C., F. Regazzoni, and M. Lajolo, "HardwareScheduling Support in SMP Architecture", Design, Automation and Test in Europe(DATE), Nice, France, April 16-20, 2007.
Regazzoni, F., and M. Lajolo, "Hardware/Software Partitioning and Interface Synthesis in Networks On Chip", IP Based SoC Design 2005, Grenoble, France, December 7-8, 2005.
Chandra, S., F. Regazzoni, and M. Lajolo, "Hardware/software partitioning of operating systems: a behavioral synthesis approach", GLSVLSI '06: Proceedings of the 16th ACM Great Lakes symposium on VLSI, Philadelphia, PA, USA, ACM Press, New York, USA, pp. 324–329, 2006.
Hocquet, C., D. Kamel, F. Regazzoni, J-D. Legat, D. Flandre, D. Bol, and F-X. Standaert, "Harvesting the potential of nano-CMOS for lightweight cryptography: An ultra-low-voltage 65 nm AES coprocessor for passive RFID tags", Springer Journal of Cryptographic Engineering, vol. 1, issue 1, 2011.
Luković, S., and N. Christianos, "Hierarchical Multi-Agent Protection System for NoC based MPSoCs", Proceedings of the International Workshop on Security and Dependability for Resource Constrained Embedded Systems (SD4RCES 2010), Vienna, Austria, September 14, 2010.
I
Fiorin, L., S. Luković, and G. Palermo, "Implementation of a Reconfigurable Data Protection Module for NoC-based MPSoCs", Proceedings of the 21st IPDPS 2007 Reconfigurable Architecture Workshop (RAW), 21th IEEE International Parallel and Distributed Processing Symposium, Miami, USA/FL, April, 2008.
Regazzoni, F., and M. Lajolo, "Interface Synthesis in Multiprocessing Systems-on-Chips", IP Based SoC Design 2004, Grenoble, December, 2004.
Bianchi, F. Maria, L. Livi, and C. Alippi, "Investigating echo state networks dynamics by means of recurrence analysis", IEEE Transactions on Neural Networks and Learning Systems, vol. 29, pp. 427 - 439, 02/2018.

Pages