ALaRI Hang Glider

Search form

Education and Innovation in Embedded Systems Design

USI Università della Svizzera italiana, USI Faculty of Informatics, Advanced Learning and Research Institute USI Università della Svizzera italiana USI Faculty of Informatics USI Advanced Learning and Research Institute
Search by content:
Search by:
Export 59 results:
Author [ Title(Asc)] Type Year
Filters: First Letter Of Title is S  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
S
Luković, S., and I. Kaitović, "Systems Engineering for Assessment of Virtual Power System Implementations", Artificial Intelligence Applications and Innovations, vol. 412: Springer Berlin Heidelberg, pp. 667-676, 2013.
Pilato, C., P. Mantovani, G. Di Guglielmo, and L. P. Carloni, "System-Level Optimization of Accelerator Local Memory for Heterogeneous Systems-on-Chip", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 36, pp. 435-448, 2017.
Minosi, A., A. Martinola, S. Mankan, and M. Prevostini, "System-level design of embedded applications by UML: the Wireless Meter Reading case", MSy2002 Workshop, Winterthur, pp. 181-187, October 3-4, 2002.
Derin, O., E. Cannella, G. Tuveri, P. Meloni, T. Stefanov, L. Fiorin, L. Raffo, and M. Sami, "A system-level approach to adaptivity and fault-tolerance in NoC-based MPSoCs: The MADNESS project.", Microprocessors and Microsystems - Embedded Hardware Design, vol. 37, issue 6-7, pp. 515–529, 2013.
Taddeo, A V., L G G. Morales, and A. Ferrante, "System Policies for Gradual Tuning of Security and Workload in Wireless Sensor Networks", Proceedings of the IEEE Wireless Telecommunication Symposium (WTS), New York, USA, April, 2011.
Luković, S., V. Čongradac, and F. Kulić, "A system level model of possible integration of Building Management System in SmartGrid", Complexity in Engineering (COMPENG 2010), Rome, Italy, February 22-24, 2010.
Luković, S., and A. Srivastava, "System Level Approach to Denial-of-Service Detection in MPSoCs", Proceedings of the 7th Workshop on Embedded Systems Security (WESS'2012), A Workshop of the Embedded Systems Week (ESWEEK'12), 10/2012.
Meloni, P., G. Tuveri, L. Raffo, E. Cannella, T. Stefanov, O. Derin, L. Fiorin, and M. Sami, "System Adaptivity and Fault-tolerance in NoC-based MPSoCs: the MADNESS Project Approach", Proceedings of the 15th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools (DSD'12), Izmir, Turkey, September 5-8, 2012.
Bhasin, S., and F. Regazzoni, "A survey on hardware trojan detection techniques", IEEE International Symposium on Circuits and Systems (ISCAS) 2015, 2015, Lisbon, Portugal, IEEE, pp. 2021-2024, 08/2015.
Fantuzzi, C., P-O. Gutman, I. Kaitović, L. Larcher, S. Marzani, M. Ruggeri, and V. Zagurskis, "STRATOS: Open System For Tractors' Autonomous Operations", 5th International Conference on Automation Technology for Off-road Equipment (ATOE), Valencia, Spain, International Commission of Agricultural and Biosystems Engineering (CIGR), pp. 162-187, 07/2012.
Fantuzzi, C., P-O. Gutman, I. Kaitović, L. Larcher, S. Marzani, M. Ruggeri, and V. Zagurskis, "STRATOS: open System for TRAcTOrs’ autonomous OperationS", EFITA Internation Conference on Sustainable Agriculture through ICT Innovation , Torino, Italy, European Federation for Information Technology in Agriculture, Food and the Environment, 06/2013.
Becker, G., F. Regazzoni, C. Paar, and W. Burleson, "Stealthy Dopant-Level Hardware Trojans: Extended Version", Journal of Cryptographic Engineering, vol. 4, issue 1, pp. 19-31, 04/2014.
Becker, G., F. Regazzoni, C. Paar, and W. Burleson, "Stealthy Dopant-Level Hardware Trojans", Workshop on Cryptographic Hardware and Embedded Systems (CHES), Santa Barbara, California, USA, August, 2013.
Mura, M., M. Paolieri, L. Negri, and M. Sami, "StateCharts to SystemC: a High Level Hardware Simulation Approach", Proceedings of GLSVLSI 2007, Stresa, Italy, March 11-13, 2007.
Howe, J., C. Moore, M. O'Neill, F. Regazzoni, T. Güneysu, and K.. Beeden, "Standard lattices in hardware", Proceedings of the 53rd Annual Design Automation Conference DAC 2016, Austin, TX, USA, ACM, pp. 162, 06/2016.
Luković, S., P. Pezzino, and L. Fiorin, "Stack Protection Unit as a step towards securing MPSoCs", Proceedings of 24th IEEE International Parallel and Distributed Processing Symposium (IPDPS), Atlanta, USA, April 19-23, 2010.
Ferrante, A., F. Mercaldo, J. Milosevic, and C. Aaron Visaggio, "Spotting the Malicious Moment: Characterizing Malware Behavior Using Dynamic Features", 2016 11th International Conference on Availability, Reliability and Security (ARES), Salzburg, Austria, 08/2016.
Bertoni, G M., L. Breveglieri, R. Farina, and F. Regazzoni, "Speeding Up AES By Extending a 32 bit Processor Instruction Set", ASAP '06: Proceedings of the IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06), Washington, DC, USA, IEEE Computer Society, pp. 275-282, 2006.
Sami, M., M. Macchetti, and F. Regazzoni, "Speeding Security on the Intel StrongARM", Embedded Intel Solutions, pp. 31-33, 2005.
O'Sullivan, E., and F. Regazzoni, "Special Session Paper: Efficient Arithmetic for lattice-based Cryptography", Proceedings of the CODES+ISSS 2017, 2017.

Pages