Export 352 results:Author Title Type [ Year]
Filters: Filter is [Clear All Filters]
Reconfigurable Logic Circuit, , no. GB1719355.8, 11/2017, Submitted.
"Black-Hat High-Level Synthesis: Myth or Reality?", IEEE Transactions on Very Large Scale Integration Systems, In Press.
"Compact Circuits for Combined AES", Journal of Cryptographic Engineering, In Press.
"Customized Instructions for Protection Against Memory Integrity Attacks", IEEE Embedded Systems Letters, In Press.
"Enabling Automated Bug Detection for IP-based Designs using High-Level Synthesis", IEEE Design & Test, 2018, In Press.
"On Practical Discrete Gaussian Samplers For Lattice-Based Cryptography", IEEE Transaction on Computers, In Press.
"TaintHLS: High-Level Synthesis For Dynamic Information Flow Tracking", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, In Press.
"Towards Low Energy Stream Ciphers", IACR Transactions on Symmetric Cryptology, In Press.
"High-Level Synthesis of Benevolent Trojans", Proceedings of the IEEE Design, Automation and Test in Europe Conference (DATE), 2019.
"Power and Performance Optimized Hardware Classifiers for Eefficient On-device Malware Detection", Cryptography and Security in Computing Systems, Valencia, Spain, ACM, 01/2019.
"Time, Accuracy and Power Consumption Tradeoff in Mobile Malware Detection Systems", Computers & Security, vol. 82, pp. 314-328, 05/2019.
"Anomaly and Change Detection in Graph Streams through Constant-Curvature Manifold Embeddings", IJCNN 2018 : International Joint Conference on Neural Networks, 07/2018.
"Arbon Demonstrator Eye-on-the-Grid, from Concept to Results", SCCER-FURIES Annual Conference, 12/2018.
"Artificial Intelligence in the Age of Neural Networks and Brain Computing", Academic Press , 1, pp. 420, 2018.
"Bridging the Gap between Software and Hardware Designers Using High-Level Synthesis", Advances in Parallel Computing, 2018.
"The Case for Polymorphic Registers in Dataflow Computing", International Journal of Parallel Programming, vol. 54, issue 5, pp. 54-62, 10/2018.
"A characterization of the Edge of Criticality in Binary Echo State Networks", 2018 IEEE 28th International Workshop on Machine Learning for Signal Processing (MLSP), Aalborg, Denmark, 09/2018.
"Compact, Scalable, and Efficient Gaussian Samplers for Lattice-Based Cryptography", Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS) 2018, 2018.
"Concept Drift and Anomaly Detection in Graph Streams", IEEE Transactions on Neural Networks and Learning Systems, vol. 29, issue 11, pp. 5592-5605, 11/2018.
"Credit Card Fraud Detection: A Realistic Modeling and a Novel Learning Strategy", IEEE Transactions on Neural Networks and Learning Systems, pp. 1-14, 2018.